

# FBDtoVerilog 2.0

## An automatic translation of FBD into Verilog to develop FPGA

Dong-Ah Lee<sup>+</sup>, Eui-sub Kim<sup>+</sup>, Junbeom Yoo<sup>+</sup>, Jang-Soo Lee<sup>\*</sup>, Jong Gyun Choi<sup>\*</sup>

<sup>+</sup>Konkuk University

<sup>\*</sup>Korea Atomic Energy Research Institute, Korea

---

# Outline

1. Introduction
2. Background
  1. NuDE
  2. Function Block Diagram
3. FBDtoVerilog 2.0
  1. Translation of POU
  2. Pre-defined library
  3. Implementation issues
4. Case study
5. Conclusion and future work

---

## Introduction (1/2)

- The nuclear industry modernizes existing analog I&C systems to digital I&C systems.
  - Software and network are parts of the systems.
  - Example: PLC (Programmable Logic Controller) : Real-time controllers in nuclear RPSs (Reactor Protection Systems)
- Digital systems offer higher reliability, better plant performance and additional diagnostic capabilities.
- However, CCFs (Common Cause Failure) and security problems are rising in the field of the digital I&C systems in nuclear power plant. Furthermore, increasing complexity and maintenance cost are being brought up recently.
  - System's diversity is one of solutions to prevent the threats.

## Introduction (2/2)

- Using CPU-based controllers and FPGA-based controllers implements diversity.



PLC (CPU-based)



FPGA




DIVERSITY

- Big challenges
  - Software engineers in nuclear domain are not familiar with hardware implementation. Experience, knowledge and practice about developing PLC may be are useless.
  - Safety certification is too costly.
- Proposed methods
  - This paper proposes an automatic translation of FBD, a programming language of PLC software, into behaviorally equivalent Verilog design.

# Background (1/2)

- Nuclear Development Environment
- A formal methods based process for developing safety-critical software
- We are now extending the environment from PLC-based RPS development to FPGA-based RPS development









# Background (2/2)

## Function Block Diagram (FBD)

- IEC 61131-3 standard declared 5 programming languages for PLC
  - FBD, ST, LD, IL, SFC
- Sequential interconnections between functions and function blocks


- Functions: No storable state
- Function Blocks: Storable state




# FBDtoVerilog 2.0

## Translation rules

- FBDtoVerilog 2.0 translates user defined FBD programs by a programmable organization unit (POU)
  - POU: function, function block, and program
  - Hierarchical organization
- Standard Fs/FBs are pre-translated POUs in the library.




A user-defined POU



```
1: module [PouName] (rst, clk, pulse[, INPUT][, OUTPUT]);
2:   input clk;
3:   input rst;
4:   input pulse;
5:
6:   INPUTS: [input [BitSize] Name;]
7:   OUTPUTS: [output [BitSize] Name;]
8:   FEEDBACKS: [output [BitSize] Name; reg [BitSize] Name;]
9:   CONSTANTS: [parameter [BitSize] Name = Value;]
10:  CONNECTORS/CONTINUATIONS(CO): [wire [BitSize] Name;]
11:
12:  POU: [ModuleName ModuleName_{LocalId}(rst, clk, pulse,
13:    [, INPUT|CON|ModuleWire' [, ModuleWire']);]
14:  wiring POU: [wire [BitSize] ModuleWire';]
15:
16:
17:  Wire to CON/OUTPUT: [assign [CON|OUTPUT] = ModuleWire';]
18:
19:  always @posedge rst or posedge clk or posedge pulse
20:  begin
21:    if (rst) begin
22:      output initializations: [OUTPUT <= initialValue;]
23:    end else if (clk) begin
24:      end
25:    if (pulse) begin
26:      feedback assignments: [FEEDBACK <= ModuleWire';]
27:    end
28:  end
29: endmodule
```

A Verilog module

# FBDtoVerilog 2.0




```

1: module [POUName] (rst, clk, pulse[, INPUT]+[, OUTPUT]+);
2:   input clk;
3:   input rst;
4:   input pulse;
5:
6:   INPUTS:[input [BitSize] Name;]+
7:   OUTPUTS:[output [BitSize] Name;]+
8:   FEEDBACKS:[output [BitSize] Name; reg [BitSize] Name;]+
9:   CONSTANTS:[parameter [BitSize] Name = Value;]+
10:  Connectors/continuations(CON):[wire [BitSize] Name;]+
11:
12:  POU: [ModuleName ModuleName_[LocalId](rst, clk, pulse,
13:    [, INPUT|CON|ModuleWire1]+ [, ModuleWire2]);]+
14:  Wiring POU: [wire [BitSize] ModuleWire2;]+
15:
16:
17:  Wire to CON|OUTPUT: [assign [CON|OUTPUT] = ModuleWire3;]+
18:
19:  always(@posedge rst or posedge clk or posedge pulse)
20:  begin
21:    if(rst) begin
22:      Output initializations: [OUTPUT <= initialValue;]+
23:    end else if (clk) begin
24:      end
25:    if (pulse) begin
26:      Feedback assignments: [FEEDBACK <= ModuleWire4;]+
27:    end
28:  end
29: endmodule

```



# FBDtoVerilog 2.0




POUName

- Line1: defining interface of a module

```
1: module [POUName] (rst, clk, pulse[, INPUT][, OUTPUT]);
2:   input clk;
3:   input rst;
4:   input pulse;
5:
6:   INPUTS: [input [BitSize] Name;]+
7:   OUTPUTS: [output [BitSize] Name;]+
8:   FEEDBACKS: [output [BitSize] Name; reg [BitSize] Name;]+
9:   CONSTANTS: [parameter [BitSize] Name = Value;]+
10:  Connectors/continuations(CON): [wire [BitSize] Name;]+
11:
12:  POUS: [ModuleName ModuleName_[LocalId](rst, clk, pulse,
13:    [, INPUT|CON|ModuleWire1]+ [, ModuleWire2]);]+
14:  Wiring POUS: [wire [BitSize] ModuleWire2;]+
15:
16:
17:  Wire to CON|OUTPUT: [assign [CON|OUTPUT] = ModuleWire3;]+
18:
19:  always(@posedge rst or posedge clk or posedge pulse)
20:  begin
21:    if(rst) begin
22:      Output initializations: [OUTPUT <= initialValue;]+
23:    end else if (clk) begin
24:      end
25:    if (pulse) begin
26:      Feedback assignments: [FEEDBACK <= ModuleWire4;]+
27:    end
28:  end
29: endmodule
```

# FBDtoVerilog 2.0




```

1: module [POUName] (rst, clk, pulse[, INPUT][, OUTPUT]);
2:   input clk;
3:   input rst;
4:   input pulse;
5:
6:   INPUTS:[input [BitSize] Name;]+
7:   OUTPUTS:[output [BitSize] Name;]+
8:   FEEDBACKS:[output [BitSize] Name; reg [BitSize] Name;]+
9:   CONSTANTS:[parameter [BitSize] Name = Value;]+
10:  Connectors/continuations(CON):[wire [BitSize] Name;]+
11:
12:  POU: [ModuleName ModuleName_[localId](rst, clk, pulse,
13:    [, INPUT|CON|ModuleWire1]+ [, ModuleWire2]);]+
14:  Wiring POU: [wire [BitSize] ModuleWire2;]+
15:
16:
17:  Wire to CON|OUTPUT: [assign [CON|OUTPUT] = ModuleWire3;]+
18:
19:  always(@posedge rst or posedge clk or posedge pulse)
20:  begin
21:    if(rst) begin
22:      Output initializations:[OUTPUT <= initialValue;]+
23:    end else if (clk) begin
24:      end
25:    if (pulse) begin
26:      Feedback assignments:[FEEDBACK <= ModuleWire4;]+
27:    end
28:  end
29: endmodule

```

- Line1-10: definition of input/output ports, feedback/constant variables, and connector/continuation pairs

# FBDtoVerilog 2.0




POUName

- Line12–14: module calls to implement behaviors

```

1: module [POUName] (rst, clk, pulse[, INPUT]+[, OUTPUT]+);
2:   input clk;
3:   input rst;
4:   input pulse;
5:
6:   INPUTS:[input [BitSize] Name;]+
7:   OUTPUTS:[output [BitSize] Name;]+
8:   FEEDBACKS:[output [BitSize] Name; reg [BitSize] Name;]+
9:   CONSTANTS:[parameter [BitSize] Name = Value;]+
10:  Connectors/continuations(CON):[wire [BitSize] Name;]+
11:
12:  POUs:[ModuleName ModuleName_[LocalId](rst, clk, pulse,
13:    [, INPUT|CON|ModuleWire1]+ [, ModuleWire2]);]+
14:  Wiring POUs:[wire [BitSize] ModuleWire2;]+
15:
16:
17:  Wire to CON|OUTPUT:[assign [CON|OUTPUT] = ModuleWire3;]+
18:
19:  always(@posedge rst or posedge clk or posedge pulse)
20:  begin
21:    if(rst) begin
22:      Output initializations:[OUTPUT <= initialValue;]+
23:    end else if (clk) begin
24:      end
25:    if (pulse) begin
26:      Feedback assignments:[FEEDBACK <= ModuleWire4;]+
27:    end
28:  end
29: endmodule
  
```

# FBDtoVerilog 2.0




POUName

- Line17: setting connection between module calls and ports/variables

```
1: module [POUName] (rst, clk, pulse[, INPUT]+[, OUTPUT]+);
2:   input clk;
3:   input rst;
4:   input pulse;
5:
6:   INPUTS:[input [BitSize] Name;]+
7:   OUTPUTS:[output [BitSize] Name;]+
8:   FEEDBACKS:[output [BitSize] Name; reg [BitSize] Name;]+
9:   CONSTANTS:[parameter [BitSize] Name = Value;]+
10:  Connectors/continuations(CON):[wire [BitSize] Name;]+
11:
12:  POU: [ModuleName ModuleName_[LocalId](rst, clk, pulse,
13:    [, INPUT|CON|ModuleWire1]+ [, ModuleWire2]);]+
14:  Wiring POU: [wire [BitSize] ModuleWire2;]+
15:
16:
17:  Wire to CON|OUTPUT: [assign [CON|OUTPUT] = ModuleWire3;]+
18:
19:  always(@posedge rst or posedge clk or posedge pulse)
20:  begin
21:    if(rst) begin
22:      Output initializations:[OUTPUT <= initialValue;]+
23:    end else if (clk) begin
24:      end
25:    if (pulse) begin
26:      Feedback assignments:[FEEDBACK <= ModuleWire4;]+
27:    end
28:  end
29: endmodule
```

# FBDtoVerilog 2.0



POUName

- Line21–22: initiation of variables in the module using `rst` signals
- Line25–27: modeling cycles of FBD using `pulse` signals

```

1: module [POUName] (rst, clk, pulse[, INPUT]+[, OUTPUT]+);
2:   input clk;
3:   input rst;
4:   input pulse;
5:
6:   INPUTS:[input [BitSize] Name;]+
7:   OUTPUTS:[output [BitSize] Name;]+
8:   FEEDBACKS:[output [BitSize] Name; reg [BitSize] Name;]+
9:   CONSTANTS:[parameter [BitSize] Name = Value;]+
10:  Connectors/continuations(CON):[wire [BitSize] Name;]+
11:
12:  POU: [ModuleName ModuleName_[LocalId](rst, clk, pulse,
13:    [, INPUT|CON|ModuleWire1]+ [, ModuleWire2]);]+
14:  Wiring POU: [wire [BitSize] ModuleWire2;]+
15:
16:
17:  Wire to CON|OUTPUT: [assign [CON|OUTPUT] = ModuleWire3;]+
18:
19:  always(@posedge rst or posedge clk or posedge pulse)
20:  begin
21:    if(rst) begin
22:      Output initializations:[OUTPUT <= initialValue;]+
23:    end else if (clk) begin
24:      end
25:      if (pulse) begin
26:        Feedback assignments:[FEEDBACK <= ModuleWire4;]+
27:      end
28:    end
29:  endmodule

```


# FBDtoVerilog 2.0

## Verilog library

- IEC 61131-3 Std. defines standard functions and function blocks (Std. Fs/FBs)
- Experts in KAERI have developed Verilog modules for the each Std. Fs/FBs
- Not only Std. Fs/FBs but also voting functions

Fs/FBs


Verilog Modules in Library



# FBDtoVerilog 2.0


## Implementation Issues

- FBDtoVerilog 2.0 is an eclipse plug-in to be integrated into NuDE which is based on eclipse plug-in environment.
- Input: PLCopen TC6 XML version 2.01 scheme (*de facto* standard)
- Independent translator, but embedded into FBDEditor for convenience



# Case study

- Two bistable trip logics in a RPS: FIX RISING TRIP and FIX FALLING TRIP DECISION
- Each logic has 5 inputs, 8 outputs, and 33 functions and function blocks
- Result
  - 3 modules: BP, FIX\_RISING\_TRIP, FIX\_FALLING\_TRIP
  - about 300 lines of Verilog code
  - except the pre-translated modules in the Library



```

module FIX_RISING (rst, clk, PV_OUT, PHYS, TRIP_CNT, TRIP_LOGIC, TSP, PTRIP_LOGIC, PTPSP, PTRIP_CNT);
    input clk;
    input rst;

    input [15:0] PV_OUT;
    input [15:0] PHYS;
    output [15:0] TRIP_CNT; reg [15:0] TRIP_CNT;
    output TRIP_LOGIC; reg TRIP_LOGIC;
    output [15:0] TSP; reg [15:0] TSP;
    output PTRIP_LOGIC; reg PTRIP_LOGIC;
    output [15:0] PTPSP; reg [15:0] PTPSP;
    output [15:0] PTRIP_CNT; reg [15:0] PTRIP_CNT;

    parameter TRUE = 1;
    // local variable # is digits, skip defining a parameter
    // local variable # is digits, skip defining a parameter
    // local variable # is digits, skip defining a parameter
    parameter FALSE = 0;
    parameter [15:0] MAXCNT = 30;
    parameter FALSE = 1;
    reg [15:0] MYS = 300;

    wire GE_INT_2_wire_1_OUT;
    wire AND_BOOL_2_wire_2_OUT;
    wire [15:0] SEL_INT_2_wire_3_OUT;
    wire [15:0] ADD_INT_2_wire_4_OUT;
    wire ADD_INT_2_wire_4_E;
    wire GE_INT_2_wire_14_OUT;
    
```

```

LT_INT_2_LT_INT_2_27F1rst: clk, PV_OUT, TSP, CNT; LT_INT_2_wire_27_OUT;
AND_BOOL_2_AND_BOOL_2_28F1rst: clk, LT_INT_2_wire_27_OUT, TRIP_LOGIC, CNT; AND_BOOL_2_wire_28_OUT;
SEL_INT_2_SEL_INT_2_29F1rst: clk, AND_BOOL_2_wire_28_OUT, TSP, CNT; AND_BOOL_2_wire_29_OUT; SEL_INT_2_wire_29_OUT;
SEL_BOOL_2_SEL_BOOL_2_30F1rst: clk, AND_BOOL_2_wire_29_OUT, TRIP_LOGIC, CNT; FALSE; SEL_BOOL_2_wire_30_OUT;
AND_INT_2_AND_INT_2_31F1rst: clk, TSP, CNT; MYS; AND_INT_2_wire_31_OUT; AND_INT_2_wire_31_E;
AND_BOOL_2_AND_BOOL_2_45F1rst: clk, GE_INT_2_wire_32_OUT, PTRIP_LOGIC, AND_BOOL_2_wire_45_OUT;
SEL_INT_2_SEL_INT_2_46F1rst: clk, AND_BOOL_2_wire_45_OUT; 0; AND_INT_2_wire_50_OUT; SEL_INT_2_wire_48_OUT;
AND_BOOL_2_AND_BOOL_2_50F1rst: clk, PTRIP_CNT, 1; AND_INT_2_wire_50_OUT; AND_INT_2_wire_50_E;
GE_INT_2_GE_INT_2_53F1rst: clk, PV_OUT, PTPSP; GE_INT_2_wire_52_OUT;
GE_INT_2_GE_INT_2_54F1rst: clk, PTRIP_CNT, MAXCNT; GE_INT_2_wire_54_OUT;
SEL_BOOL_2_SEL_BOOL_2_55F1rst: clk, GE_INT_2_wire_54_OUT, PTRIP_LOGIC, TRUE; SEL_BOOL_2_wire_57_OUT;
SEL_INT_2_SEL_INT_2_58F1rst: clk, GE_INT_2_wire_54_OUT, PTPSP; SUB_INT_2_wire_62_OUT; SEL_INT_2_wire_60_OUT;
SUB_INT_2_SUB_INT_2_62F1rst: clk, PTPSP, MYS; SUB_INT_2_wire_62_OUT; SUB_INT_2_wire_62_E;
LT_INT_2_LT_INT_2_59F1rst: clk, PV_OUT, PTPSP, CNT; LT_INT_2_wire_61_OUT;
AND_BOOL_2_AND_BOOL_2_71F1rst: clk, LT_INT_2_wire_61_OUT, PTRIP_LOGIC, AND_BOOL_2_wire_71_OUT;
SEL_BOOL_2_SEL_BOOL_2_73F1rst: clk, AND_BOOL_2_wire_71_OUT, PTRIP_LOGIC, FALSE; SEL_BOOL_2_wire_73_OUT;
SEL_INT_2_SEL_INT_2_74F1rst: clk, AND_BOOL_2_wire_73_OUT, PTPSP, CNT; AND_BOOL_2_wire_75_OUT; SEL_INT_2_wire_74_OUT;
AND_INT_2_AND_INT_2_75F1rst: clk, PTPSP, CNT, MYS; AND_INT_2_wire_75_OUT; AND_INT_2_wire_75_E;

assign TRIP_CNT[0:7] = SEL_INT_2_wire_3_OUT;
assign TRIP_LOGIC[0:7] = SEL_BOOL_2_wire_30_OUT;
assign PTPSP[0:7] = SEL_INT_2_wire_54_OUT;
assign PTRIP_CNT[0:7] = SEL_INT_2_wire_48_OUT;


always @(posedge rst or posedge clk)
begin
    if(!rst) begin
        TRIP_CNT <= '0;
        TRIP_LOGIC <= '0;
        TSP <= 300;
        PTRIP_CNT <= '0;
        PTRIP_LOGIC <= '0;
        PTPSP <= '0;
        PTRIP_CNT <= '0;
    end
    else if (rst) begin
        TRIP_CNT <= '0;
        TRIP_LOGIC <= SEL_BOOL_2_wire_30_OUT;
        TSP <= '0;
        PTRIP_CNT <= SEL_BOOL_2_wire_48_OUT;
        PTRIP_LOGIC <= SEL_BOOL_2_wire_57_OUT;
        PTPSP <= '0;
        PTRIP_CNT <= SEL_INT_2_wire_74_OUT;
        PTRIP_CNT <= SEL_INT_2_wire_74_OUT;
    end
end
endmodule
    
```

+ Library



# Case study




- Synthesis, compile, and P&R (Place and Route) for implementation of FPGA hardware
  - Design software: Libero Soc v11.1
  - Target hardware: ProASIC3 Start Kit
- No errors and one warnings resulted from the implementation



The screenshot shows a 'Log' window with a toolbar containing 'Messages', 'Errors', 'Warnings', and 'Info'. The main text area displays the following content:



```
There were 0 error(s) and 1 warning(s) in this design.
=====
Compile report:
=====
CORE                Used:  1044 Total: 38400 (2.72%)
IO (W/ clocks)      Used:   90 Total:  147 (61.22%)
Differential IO      Used:    0 Total:   65 (0.00%)
GLOBAL (Chip+Quadrant) Used:    3 Total:   18 (16.67%)
PLL                  Used:    0 Total:    2 (0.00%)
RAM/FIFO             Used:    0 Total:   60 (0.00%)
Low Static ICC       Used:    0 Total:    1 (0.00%)
FlashROM             Used:    0 Total:    1 (0.00%)
User JTAG            Used:    0 Total:    1 (0.00%)
```

# Netlist view: Level 0





# Netlist view: Level 1 (FIX\_RISING) (2)



---

## Conclusion and future work

- FBDtoVerilog 2.0 translate FBD programs into Verilog language designs.
  - Using pre-translated Verilog library
- We identified behavioral equivalence manually.
  - Structural equivalence
  - Simulation of the designs
- Translation in development process needs more rigorous quality.
- We plan to perform V&V activities to demonstrate FBDtoVerilog 2.0's quality in diverse methods.
  - Co-simulation between a FBD program and a Verilog design.
  - Safety/dependability case
  - Etc.

— **THANK YOU** —