

KOREAN
NUCLEAR SOCIETY

www.kns.org

| 일 정 | 2014. 10. 29(수) ~ 10. 31(금)

| 장 소 | 보광 휘닉스파크

2014
추계학술발표회



A Correctness Verification Technique for Commercial FPGA Synthesis Tools

Eui-Sub Kim and Junbeom Yoo(KU)

Jong-Gyun Choi, Jang-Yeol Kim, and Jang-Soo Lee(KAERI)

Dependable Software Laboratory
Konkuk University


2014-11-03

Contents

- Introduction
- Background
- The Correctness Verification Technique
 - Indirect Verification approach
 - Formal Verification approach
 - EDIFtoBLIF-MV Translator
 - Constraints for VIS
 - Translation Rules of EDIFtoBLIF-MV
- Case Study
- Conclusion and Future work

Introduction

- Safety-Critical Software in Nuclear Power Plants
 - Reactor Protection System → PLC (Programmable Logic Controller)




Introduction

⚠ : " 안전성 증명 " 이 필요한 자동합성 부분

- Software Development Process based on PLC

상용 SW 합성도구 : pSET - (주)포뉴텍



PLC



Recently, there are trend to replace the platform from PLC to FPGA



FPGA

Way????


Introduction

⚠ : " 안전성 증명 " 이 필요한 자동합성 부분

• PLC vs. FPGA

- There have differences in stage of software development process


상용 SW 합성도구 : pSET - (주)포뉴텍



PLC



상용 SW 합성도구 : Synplify Pro (Libero SoC) - Synopsys





FPGA

Introduction


- We developed the **FBDtoVerilog** translator
 - It **automatically** translates an FBD to a Verilog program

상용 SW 합성도구 : pSET - (주)포뉴텍



Introduction


- We developed the **FBDtoVerilog** translator
 - It **automatically** translates an FBD to a Verilog program



⚠ : " 안전성 증명 " 이 필요한 자동합성 부분

Background

- Logic Synthesis
 - Register-transfer level
→ Gate level



```
module example (in, clk, reset, out);
input in, clk, reset;
output out;


wire in, clk, reset;
reg mid1, mid2, out;

always @ (posedge clk or negedge reset) begin
    if(!reset) begin
        mid1 <= 0;
        mid2 <= 0;
        out <= 0;
    end
    else begin
        mid1 <= in;
        mid2 <= mid1;

        if(in==1 && mid1==1 && mid2==1) begin
            out <= 1;
        end
        else begin
            out <= 0;
        end
    end
end
endmodule
```


RTL (Register-transfer level)

➔
Synthesis



Gate level

Background



- Commercial FPGA Synthesis Tools

- 현재 다양한 3-rd parties 에 의해 개발된 Synthesis Tools 가 존재
- Synthesis 는 복잡한 과정이 포함되어 있음
 - **Synthesis** : circuit 의 area, power, performance 등을 높이기 위해 다양한 전략 및 최적화가 수행됨
- 기존 상용 Synthesis tool 들이 일반적으로는 좋은 성능을 보여 주지만, 신뢰성 ?, Certification 등의 문제 존재
 - → 따라서 철저하고 엄격한 방법으로 correctness 를 Demonstration / verification 할 필요가 있음

- Vendors


SYNOPSYS[®]

cādence

 **XILINX**[®]

 ISE

Mentor Graphics

 PS

ALTERA


 QUARTUS[®] II

 MAGMA.

 LATTICE SEMICONDUCTOR.

The Correctness Verification Technique


- Proposed Correctness Verification Technique
 - 1) Indirect verification approach
 - 2) Formal verification technique



Indirect verification

- Direct Verification

- 변환기 자체의 검증




Direct Verification

- Indirect Verification

- 변환 전 program 과 변환 후 프로그램이
- 동일한 기능을 하는지 검증

- 적어도 주어진 Logic과 변환된 Logic 이 일치한다는 것을 증명




Indirect Verification


Formal Verification

- **Equivalence Checking**

- this proves that two given design have the same functionality




Equivalence Checking



Formal Verification

- Commercial Equivalence Checking Tools



VIS

cādence

Mentor Graphics



PS

SYNOPSYS®

MAGMA


VIS

- VIS의 front-end language → BLIF-MV




EDIFtoBLIF - MV

- EDIF 를 BLIF-MV 로 변환해 주는 EDIFtoBLIF-MV 변환기 개발



Process of EDIFtoBLIF - MV

- The Model Transformation from EDIF to BLIF-MV



Vis constraints

- Vis constraints

- 1) Use the clock *clk* only at the statement *always*
- *@(posedge clk)*
- 2) Do not use the time delay
- 3) Do not use the non-blocking statement
- 4) All *reg* variables should be initialized with 0
- 5) Do not use the *integer* typed variable
- 6) Do not use the size of bits to define *parameter*

The original Verilog program

```
module ADD_INT_2(rst, clk, A_i, B_i, R_o, E_o);
input rst;
input clk;
input [31:0] A_i;
input [31:0] B_i;
output [31:0] R_o;    reg [31:0] R_o;
output E_o;

parameter [31:0] INT_HI = 32767;
parameter [31:0] INT_LO = 32767;

integer out_tmp;

always @(posedge rst or posedge clk)
begin
    if(rst) begin
        out_tmp <= 0;
        R_o <= 0;
    end else if(clk) begin
        out_tmp <= (A_i + B_i);
        R_o <= (A_i + B_i);
    end
end

assign E_o = ((out_tmp > INT_HI)
| (out_tmp < INT_LO)) ? 1'b1 : 1'b0;
endmodule
```

The Modified Verilog program

```
module ADD_INT_2(rst, clk, A_i, B_i, R_o, E_o);
input rst;
input clk;
input [31:0] A_i;
input [31:0] B_i;
output [31:0] R_o;    reg [31:0] R_o;
output E_o;


parameter INT_HI = 32767;
parameter INT_LO = 32767;

reg [31:0] out_tmp;
initial begin
    R_o = 0;
    out_tmp = 0;
end

always @(posedge clk)
begin
    if(rst) begin
        out_tmp = 0;
        R_o = 0;
    end else begin
        out_tmp = (A_i + B_i);
        R_o = (A_i + B_i);
    end
end

assign E_o = ((out_tmp > INT_HI)
| (out_tmp < INT_LO)) ? 1'b1 : 1'b0;
endmodule
```

Translation Rule of EDIFtoBLIF - MV




No.	EDIF	BLIF-MV
1	Cell Declaration	
1-1	(Cell <cell_name> ...)	.model <cell_name>end
1-2	(edif (design <name> (cellRef <root_cell_name> (libraryRef <library_name>)) ...) (Cell <cell_name> ...)	.model <cell_name> .root <root_cell_name>end

No.	EDIF	BLIF-MV
3	Cell Interface - Output Port & Function	
3-1	(Cell <cell_name> (view (interface (port <input_name> (direction INPUT)) (port <output_name> (direction OUTPUT)) (property function (<function>))) ...)) (property is_sequential (integer 1)))	.model .inputs <input_name>... .outputs <output_name>... .reset <output_name> 0 .latch <input_name> <output_name>end
3-2	(Cell <cell_name> (view (interface (port <input_name> (direction INPUT)) (port <output_name> (direction OUTPUT)) (property function (<function>))) ...)))	.model .inputs <input_name>... .outputs <output_name>... .table <input_name>... → <output_name> .default 0 <Truth_table_of_functionality>end

No.	EDIF	BLIF-MV
2	Cell Interface - Ports	
2-1	(Cell <cell_name> (view (interface (port <input_name> (direction INPUT)) (port <output_name> (direction OUTPUT)) ...)))	.model .inputs <input_name> .outputs <output_name>end
2-2	(Cell <cell_name> (view (interface (port (array (rename <input_rename> "<input_name>[<max>:<min>]") <array_num>) (direction INPUT)) ...)))	.model .inputs <input_name><<min>> <input_name><<min+1> ... <input_name><<max>>end

Translation Rule of EDIFtoBLIF - MV



No.	EDIF	BLIF-MV
4	Truth Table of Functionality with Examples	
4-1	property function (string "1")	<code>.table → output =1</code>
4-2	property function (string "A + B")	<code>.table A B → output .default 0 0 0 0 1 0 1 0 1 1 1 1 1</code>
4-3	property function (string "A + B + C")	<code>.table A B C → output .default 0 0 0 0 0 0 0 1 1 0 1 0 1 0 1 1 1 1 0 0 1 1 0 1 1 1 1 0 1 1 1 1 1</code>

No.	EDIF	Description
6	Cell C	<pre> (Cell <cell_name> (view (contents (net <net_name> (joined (portRef <input_port> (instanceRef <input_instance_name>)) (portRef <output_port> (instanceRef <output_instance_name>)) ... (portRef <output_port> (instanceRef <output_instance_name>)) </pre>

Description
Content - instance
<code>(viewRef <viewRef_name> => (libraryRef <libraryRef_name>)))</code>

<code><instance_name>_<input_port> → <output_instance_name>_<output_port>_<instance_name></code>
<code><instance_name>_<input_port> → <output_instance_name>_<output_port>_<instance_name></code>
<code>re_net_name> " <original_name>[order]" (joined member <member_name> <order>)</code>

BLIF-MV	<code>.modelmv <instance_name>, <instance_name + "_input_name_of_cellRef">,subckt <cellRef_name> <instance_name + "_subckt"> <input_name_of_cellRef> = <instance_name + "_input_name_of_cellRef"> ... <output_name_of_cellRef> = <instance_name>end</code>
---------	--

BLIF-MV	<code>.modeltable ... <original_name>_<order>end</code>
---------	---

EDIFtoBLIF - MV Translator + Equivalence Checking

EDIFtoBLIF-MV

Menu Help Configuration Menu

EDIFtoBLIF_MV EDIFtoBLIF-MV Equivalence_Result

Integer format Binary format

# state	input	File1Output	File2Output	File1State	File2State
4	LOLO_SGL...	0 0	0 0	0 0 0 0 0 0 ...	0 1 0 0 0 0 ...
5	LOLO_SGL...	1 0	1 0	0 0 0 0 0 1 ...	0 1 0 0 0 1 ...
6	LOLO_SGL...	1 0	1 0	1 0 0 0 0 1 1 ...	0 1 0 0 0 1 1 ...
7	LOLO_SGL...	0 0	1 1	Null	Null

Verilog
Path: C:\cygwin\home\user\Exj

EDIFtoBLIF-MV
EDIF Translation BLIF-MV
Path: C:\cygwin\home\user\Exj Path: C:\cygwin\home\user\Exj

Equivalence Checking

C:\cygwin\home\user\Experiment\BP_Verilog\ C:\cygwin\home\user\Experiment\BP_Verilog\

0000000001001000101100 IN: LOLO_SGL1_WR_PV_IN:134
0000000001001000101101 IN: LOLO_SGL1_WR_PV_IN:523
1011011011111000101000 IN: LOLO_SGL1_WR_PV_IN:523
#7: null OUTPUT: 0 0 #7: null OUTPUT: 1 1

Console

```

0th node is created
1th node is created
LOLO_SGL1_WR_PV_IN:1342177861 reset:0
2th node is created
LOLO_SGL1_WR_PV_IN:1342177861 reset:0
3th node is created
LOLO_SGL1_WR_PV_IN:1342177861 reset:0
4th node is created
LOLO_SGL1_WR_PV_IN:581 reset:0
5th node is created
    
```

EDIFtoBLIF - MV Translator + Equivalence Checking tool

The screenshot displays the EDIFtoBLIF-MV application window. The main workspace shows a workflow diagram where a Verilog file is translated to EDIF, then to BLIF-MV, and finally undergoes Equivalence Checking (EC). A red callout box labeled 'EDIFtoBLIF -MV' points to the translation step. Another red callout box labeled 'EC' points to the Equivalence Checking step.

A red dashed circle highlights a state transition table and its corresponding circuit diagrams. The table shows the following data:

# state	input	File1Output	File2Output	File1State	File2State
4	LOLO_SGL...	0 0	0 0	0 0 0 0 0 0 ...	0 1 0 0 0 0 ...
5	LOLO_SGL...	1 0	1 0	0 0 0 0 0 1 ...	0 1 0 0 0 1 ...
6	LOLO_SGL...	1 0	1 0	1 0 0 0 0 1 1 ...	0 1 0 0 0 1 1 ...
7	LOLO_SGL...	0 0	1 1	Null	Null

Below the table, two circuit diagrams illustrate the state transitions. The first diagram shows an input 'IN: LOLO_SGL1_WR_PV_IN:134' leading to an output 'OUTPUT: 0 0'. The second diagram shows the same input leading to an output 'OUTPUT: 1 1'. A red callout box labeled 'Counter Example' points to the state transition table.


The Console window at the bottom shows the following log output:

```

Console
0th node is created
1th node is created
LOLO_SGL1_WR_PV_IN:1342177861 reset:0
2th node is created
LOLO_SGL1_WR_PV_IN:1342177861 reset:0
3th node is created
LOLO_SGL1_WR_PV_IN:1342177861 reset:0
4th node is created
LOLO_SGL1_WR_PV_IN:581 reset:0
5th node is created
    
```

```
vis> seq_verify FIX_RISING_EDIF.mv FIX_RISING_VIS.mv
Networks are sequentially equivalent.
```



```
vis> seq_verify FIX_FALLING_TRIP_EDIF.mv FIX_FALLING_TRIP_VIS.mv
Networks are sequentially equivalent.
```




Case study

- Bistable Process in Reactor Protection System
 - 1) FBDtoVerilog 로부터 얻은 example
 - 2) Verilog 로 작성된 example

상용 SW 합성도구 : pSET - (주)포뉴텍



No.	bit	Translator	# of combinational	# of pi	# of po	# of latches	# of edges	Time	Formal Pro
FIX-RISING (Trip)	4 bit	vl2mv	191	9	13	19	418	3.001 sec	OK 47.9
		EDIFtoBLIF-MV	519	9	13	19	653		
	5 bit	vl2mv	231	10	16	23	511	41.039 sec	44.8
		EDIFtoBLIF-MV	598	10	16	23	771		
	6 bit	vl2mv	274	11	19	27	607	185.288 sec (3m)	44.9
		EDIFtoBLIF-MV	696	11	19	27	902		
	7 bit	vl2mv	312	12	22	31	698	4687.821 (1h 18m)	44.8
		EDIFtoBLIF-MV	866	12	22	31	1116		
	8 bit	vl2mv	354	13	25	35	793	Over 3 h....	44.6
		EDIFtoBLIF-MV	937	13	25	35	1220		
	9 bit	vl2mv	392	14	28	39	884		45.2
		EDIFtoBLIF-MV	1102	14	28	39	1443		
	10 bit	vl2mv	432	15	31	43	977		44.7
		EDIFtoBLIF-MV	1274	15	31	43	1683		
	11 bit	vl2mv	472	16	34	47	1070		44.7
		EDIFtoBLIF-MV	1471	16	34	47	1945		
	12 bit	vl2mv	514	17	37	51	1165		45.6
		EDIFtoBLIF-MV	1592	17	37	51	2089		
	13 bit	vl2mv	554	18	40	55	1258		45.5
		EDIFtoBLIF-MV	1735	18	40	55	2283		
	14 bit	vl2mv	594	19	43	59	1351		45.9
		EDIFtoBLIF-MV	1895	19	43	59	2506		
	15 bit	vl2mv	634	20	46	63	1444		47
		EDIFtoBLIF-MV	2091	20	46	63	2764		
	16 bit	vl2mv	675	21	49	67	1538		49.5
		EDIFtoBLIF-MV	2171	21	49	67	2893		



Verilog - 1

No.	Name of Logics	Translator	# of combinational	# of pi	# of po	# of latches	# of const	# of edges	Time (Reordering Option)	Etc	FomalPro
1	Hi_CNT_PRS	vl2mv	522	33	2	40	44	1224	2.419 sec		Ok
		EDIfToBLIF-MV	417	33	2	40	42	558			
2	Hi_Local_Power_Density	vl2mv	17	4	2	5	5	34	0.074 sec		Ok
		EDIfToBLIF-MV	43	4	2	5	7	53			
3	Hi_Log_Power	vl2mv	550	36	3	45	56	1311	3.443 sec		Ok
		EDIfToBLIF-MV	472	36	3	45	47	636			
4	Hi_PZR_Pressure	vl2mv	527	33	2	40	45	1259	3.208 sec		Ok
		EDIfToBLIF-MV	448	33	2	40	42	606			
5	Hi_SGL1_NR	vl2mv	525	33	2	40	47	1227	2.260 sec		Ok
		EDIfToBLIF-MV	417	33	2	39	41	561			
6	Hi_SGL2_NR	vl2mv	463	33	2	40	46	1083	2.480 sec		Ok
		EDIfToBLIF-MV	440	33	2	39	41	597			
7	Lo_DNBR	vl2mv	540	33	2	40	58	1314	3.148 sec		Ok
		EDIfToBLIF-MV	417	33	2	40	42	560			
8	Lo_DNBR_Sta	vl2mv	17	4	2	5	5	34	0.094 sec		Ok
		EDIfToBLIF-MV	43	4	2	5	7	53			
9	Lo_PZR_Pressure	vl2mv	613	13	4	68	72	1443	Over 10 h ...	Size down 32→8	Ok
		EDIfToBLIF-MV	1362	13	4	67	69	1914			
10	Lo_RC1_FLW	vl2mv	746	11	2	48	56	2007	46.636 sec	Size down 48→10	Ok
		EDIfToBLIF-MV	1421	11	2	48	50	2010			
11	Lo_RC2_FLW	vl2mv	746	11	2	48	56	2007	42.566 sec	Size down 48→10	Ok
		EDIfToBLIF-MV	1421	11	2	48	50	2010			

Verilog - 2

No.	Name of Logics	Translator	# of combinational	# of pi	# of po	# of latches	# of const	# of edges	Time (Reordering Option)	Etc	
12	Lo_SG1_PRS	vI2mv	542	11	2	59	61	1279	473.498 sec	Size down 32→8	Ok
		EDIFtoBLIF-MV	1260	11	2	58	60	1776			
13	Lo_SG2_PRS	vI2mv	542	11	2	59	61	1279	589.266 sec	Size down 32→8	Ok
		EDIFtoBLIF-MV	1260	11	2	58	60	1776			
14	Lo_SGL1_ESF	vI2mv							FAIL		Ok
		EDIFtoBLIF-MV									
15	Lo_SGL1_RPS	vI2mv	525	33	2	40	47	1227	3.204 sec		Ok
		EDIFtoBLIF-MV	457	33	2	40	42	598			
16	Lo_SGL2_ESF	vI2mv							FAIL		Ok
		EDIFtoBLIF-MV									
17	Lo_SGL2_RPS	vI2mv	525	33	2	40	47	1227	3.178 sec		Ok
		EDIFtoBLIF-MV	457	33	2	40	42	598			
18	Variable_OverPower	vI2mv							FAIL		Ok 51.4
		EDIFtoBLIF-MV									


False Alarm

False Alarm

Negated edge

Conclusion and Future work

- 상용 Synthesis Tool 의 Correctness Verification Technique
 - 지원도구 EDIFtoBLIF-MV 개발
 - Case Study 수행



- Future work
 - 제시한 기법의 performance ↑
 - VIS 의 의존성 ↓

감사합니다.