

APSEC '08

# A Verification Framework for FBD based Software in Nuclear Power Plants

JUNBEOM YOO

KONKUK University, Korea

[jbyoo@konkuk.ac.kr](mailto:jbyoo@konkuk.ac.kr)

<http://dslab.konkuk.ac.kr>

# Other Authors

**Sungdeok Cha**

- Professor in Korea University



**Enukyoung Jee**

- PhD Candidate in KAIST




# Contents

- Introduction
  - Safety-Critical Software in Nuclear Power Plants
  - Software Development Process
- Background
  - FBD
- Verification Framework
  - VIS Equivalence Checking
  - SMV Model Checking
  - Case Study
- Conclusion & Future Work


# Introduction

- Safety-Critical Software in Nuclear Power Plants
  - RPS (Reactor Protection System)
  - ESF-CCS (Engineering Safety Features Component Control System)




# Introduction

- A Software Development Process for RPS in KNICS APR-1400 NPP
  - (<http://www.knics.re.kr/english/eindex.html>)




# Background

- FBD (Function Block Diagram)
  - IEC 61131-3 standard declared 5 programming languages for PLC (ST, LD, IL, SFC, FBD)
  - KNICS consortium decided to use FBD to program KNICS RPS software
  - Sequential Interconnections between function blocks



# Verification Framework

- In design phase,
- Two different formal verifications to verify FBD programs efficiently,
- Based on our experience on KNICS RPS for 7 years
  - Equivalence Checking : VIS verification system (ver.2.0)
  - Model Checking : Cadence SMV model checker




# 1. SMV Model Checking


- SMV Model Checking with LTL properties
  - **Cadence SMV model checker** (<http://www.kenmcmil.com/smv.html>)
    - An extension of SMV from CMU
    - CTL / LTL model checking
    - Two front-ends
      - SMV input programs (for CTL/LTL properties)
      - Verilog program (for LTL properties)
  - **FBD Verifier 1.0** ([http://dslab.konkuk.ac.kr/Nuclear-Design/FBD\\_Verifier.htm](http://dslab.konkuk.ac.kr/Nuclear-Design/FBD_Verifier.htm))
    - Translates FBD into Verilog automatically
    - Properties are inserted into Verilog programs (through “assert” statement)
    - Executes Cadence SMV with translated Verilog program seamlessly



1. Read an FBD program in standard XML format
2. Translate the FBD into an equivalent Verilog program



### 3. Execute Cadence SMV model checker



# Case Study

- SMV model checking for KNCIS RPS BP & CP
  - Performed to up-to-date whole KNICS-RPS-SDS231 Rev.02

System	# of pages of requirements Spec. (Natural lang.)	# of function blocks	# of variables	# of lines in Verilog model
BP	190	1,335	1,038	7,862
CP	163	1,623	820	3,085


- Found a few, not many important verification results

System		BP	CP
<b># of Properties</b>		216	83
<b>Found Errors</b>	<b>Incorrect Logic</b>	14	6
	<b>Omission</b>	0	2
	<b>Ambiguous Logic</b>	4	0
	<b>Incorrect FBD</b>	13	5
	<b>Incorrect Design</b>	16	0
<b>Total # of Errors</b>		47	13
<b>Distinct # of Errors</b>		10	3

## 2. VIS Equivalence Checking

- Behavioral Equivalence Checking between two FBD programs
  - **VIS verification system 2.0** (<http://embedded.eecs.berkeley.edu/research/vis/>)
    - Widely used in hardware design,
      - Simulation
      - CTL model checking
      - Equivalence checking
      - Etc.
    - Reads Verilog program
    - But, no graphical interface
  - **VIS Analyzer 1.0** ([http://dslab.konkuk.ac.kr/Nuclear-Design/VIS\\_Analyzer.htm](http://dslab.konkuk.ac.kr/Nuclear-Design/VIS_Analyzer.htm))
    - Seamless execution of VIS verifications
      - *vl2mv* → *read\_blif\_mv* → *flatten\_hierarchy* → *seq\_verify* , *simulate*
    - Automatic reorganization of verification result through VIS simulation

# 1. Read two Verilog programs



```
Automatic Vis Equivalence Checker
File Run Help
Verilog sources Result Result Table

--Goes to state 1:
state:S1
timer$NTRK2:T1
timer:T1
--On input:
f_X<0>:0
f_X<1>:1
f_X<2>:1
f_X<3>:1
f_X<4>:1
f_X<5>:0
f_X<6>:1

--Goes to state 2:
timer$NTRK2:T2
timer:T2
--On input:
<Unchanged>

--Goes to state 3:
timer$NTRK2:T3
timer:T3
--On input:
<Unchanged>

--Goes to state 4:
timer$NTRK2:T4
timer:T4
--On input:
<Unchanged>

--Goes to state 5:
timer$NTRK2:T5
timer:T5
--On input:
<Unchanged>

--Goes to state 6:
state$NTRK2:S0
state:S2
th_Prev_X_Pretrip$NTRK2:0
th_Prev_X_Pretrip:0
--On input:
<Unchanged>

--Goes to state 7:
timer$NTRK2:T0
timer:T0
--On input:
f_X<3>:0
f_X<6>:0

Networks are NOT sequentially equivalent.

vis> vis release 2.0 (compiled Sat Jun 14 12:02:36 2008)
vis> vis> vis> vis> vis> # vis release 2.0 (compiled Sat Jun 14 12:02:36 2008)
Ready
```

## 2. Execute VIS equivalence checking

```
Automatic Vis Equivalence Checker
File Run Help
Verilog sources Result Result Table

Networks are NOT sequentially equivalent.

vis> vis release 2.0 (compiled Sat Jun 14 12:02:36 2008)
vis> vis> vis> vis> vis> # vis release 2.0 (compiled Sat Jun 14 12:02:36 2008)
# Network: th_X_Pretrip
# Input Vectors File: inputVector1.txt

.inputs f_X<0> f_X<1> f_X<2> f_X<3> f_X<4> f_X<5> f_X<6>
.latches state th_Prev_X_Pretrip timer
.outputs th_X_Pretrip
.initial s1 1 T0

.start_vectors

# f_X<0> f_X<1> f_X<2> f_X<3> f_X<4> f_X<5> f_X<6> ; state
th_Prev_X_Pretrip timer ; th_X_Pretrip

0 1 1 1 1 0 1 ; s1 1 T0 ; 1
0 1 1 1 1 0 1 ; s1 1 T1 ; 1
0 1 1 1 1 0 1 ; s1 1 T2 ; 1
0 1 1 1 1 0 1 ; s1 1 T3 ; 1
0 1 1 1 1 0 1 ; s1 1 T4 ; 1
0 1 1 1 1 0 1 ; s1 1 T5 ; 0
0 1 1 0 1 0 0 ; s0 0 T5 ; 0
0 1 1 0 1 0 0 ; s0 0 T0 ; 1
# Final State : s0 0 T0

vis> vis release 2.0 (compiled Sat Jun 14 12:02:36 2008)
vis> vis> vis> vis> vis> # vis release 2.0 (compiled Sat Jun 14 12:02:36 2008)
# Network: th_X_Pretrip
# Input Vectors File: inputVector2.txt

.inputs f_X<0> f_X<1> f_X<2> f_X<3> f_X<4> f_X<5> f_X<6>
.latches state th_Prev_X_Pretrip timer
.outputs th_X_Pretrip
.initial s0 1 T0

.start_vectors


# f_X<0> f_X<1> f_X<2> f_X<3> f_X<4> f_X<5> f_X<6> ; state
th_Prev_X_Pretrip timer ; th_X_Pretrip

0 1 1 1 1 0 1 ; s0 1 T0 ; 1
0 1 1 1 1 0 1 ; s1 1 T1 ; 1
0 1 1 1 1 0 1 ; s1 1 T2 ; 1
0 1 1 1 1 0 1 ; s1 1 T3 ; 1
0 1 1 1 1 0 1 ; s1 1 T4 ; 1
0 1 1 1 1 0 1 ; s1 1 T5 ; 0
0 1 1 0 1 0 0 ; s2 0 T5 ; 0
0 1 1 0 1 0 0 ; s2 0 T0 ; 0
# Final State : s2 0 T0

Ready
```

## 3. Execute VIS simulation

#### 4. Display a full trace for counterexample



The screenshot shows the 'Automatic Vis Equivalence Checker' window. The 'Result Table' tab is active, displaying a table with the following data:

# state	input	File1Output	File2Output	File1State	File2State
0	Initial	Initial	Initial	S1 1 T0	S0 1 T0
1	61	1	1	S1 1 T1	S1 1 T1
2	61	1	1	S1 1 T2	S1 1 T2
3	61	1	1	S1 1 T3	S1 1 T3
4	61	1	1	S1 1 T4	S1 1 T4
5	61	1	1	S1 1 T5	S1 1 T5
6	61	0	0	S0 0 T5	S2 0 T5
7	52	0	0	S0 0 T0	S2 0 T0
8	52	1	0	Null	Null

The value '0' in the File1Output column for state 7 is underlined in red. The status bar at the bottom left of the window displays 'Ready'.

# Case Study

- VIS equivalence checking for KNCIS RPS BP
  - We didn't meet the schedule, so a few official verification results are left only.
    - Requirements: KNCIS-RPS-SRS101 Rev.00 (prototype)
    - Original FBD: KNCIS-RPS-SDS101 Rev.00 (prototype)
    - Compared FBD: Synthesized automatically from the requirements spec.
  - Found several errors

<b>Trip Logic</b>	<b>Error Type</b>	<b>Compared FBD (Num. of Errors)</b>	<b>Original FBD (Num. of Errors)</b>
Fixed Set-Point Rising Trip without Operating Bypass	Syntactic	0	0
	Logical	0	1
Manual Reset Variable Set-Point Trip without Operating Bypass	Syntactic	0	3
	Logical	6	2



# Conclusion & Future Work

- We proposed a software verification framework
  - Target: KNICS RPS
    - HW: PLC (Programmable Logic Controller)
    - SW: FBD (Function Block Diagram)
  - Two verification techniques together
    - SMV Model Checking (Cadence SMV + FBD Verifier)
    - VIS Equivalence Checking (VIS 2.0 + VIS Analyzer)
  - They performed the formal verification of KNICS RPS sufficiently.
- We're planning
  - A combined tool-set (FBD Verifier + VIS analyzer) with enhanced GUIs
  - Enhance through applying to other systems (e.g. ESF-CCS)

