

KNS 2012 Spring 2012.5.16~18 at ICC Jeju

NuDE: Development Environment for Safety-Critical Software of Nuclear Power Plant

<u>Jong-Hoon Lee</u>, Junbeom Yoo Dependable Software Laboratory KONKUK University





NuDE: Development Environment for

Safety-Critical Software of Nuclear Power Plant

Overview of NuDE



Development Process in NuDE



NuDE

NuDE (Nuclear Development Environment

- Integration of Existing Tools
 - NuSRS, NuSCRtoFBD, FBDtoVerilog, FBDtoC

IDE for Nuclear-Domain Software

- Requirement Analysis
 - Formal Requirement Specification (NuSCR)
 - Formal Requirement Verification via SMV
 - SMV Code Generation
- Design Synthesis
 - Automatic Translation from Requirement Specification (FBD)
 - Design Verification via VIS, SMV and HW-CBMC
 - Verilog Code Generation
- Implementation
 - C Code Generation
 - Verilog Code Generation for FPGA/CPLD



NuDE





Requirements Analysis – NuSRS





Requirements Verification – NuSCRtoSMV

NuSRS - Eclipse SDK								
File Edit Navigate Search Project NuSCRtoFBD NuDE Diagram Services Samples Run Window Help								
	1 🗳 💭 📲 😓 🖆 👘 💭 🚳 📲							
View hierarchyTabWi	O View diagramTabbedWindow 🛛	D:Weclipse-SDK-3.7.2-win32-x86_64WeclipseWdefault.smv						
Root	O Root O a BD O a VAR OVER PWR X	SMV						
← 📑 g_BP		SMV Input for g_VAR_OVER_PWR						
		SMV Input for f_VAR_OVER_PWR_Val_Out						
	f_VAR_OVER_PWR_Manu_Test1_WR_OVER_PW	MODULE m_f_VAR_OVER_PWR_Val_Out(f_VAR_OVER_PWR_PV, f_VAR_OVER_PWR_Manu_Test, f_V VAR						
		f_VAR_OVER_PWR_Val_Out: 0100; inpute						
		- inputs						
		STATE : {_init_, s0, s1};						
	f VAR OVER PWR Trip Status	ACCION						
		init(STATE) := _init_;						
	f VAR OVER PWR Ptro Status	next(STATE) ≔ case FROMs_initTO-s0.taken : s0:						
		FROM-s0-TO-s0-taken : s0;						
		FROM-s1-TO-s0-taken : s0;						
	\rightarrow	FROMinitTO-s1-taken : s1;						
🗐 View_descriptionTabWi 🛛 🗖 🗖	th_1	FROM-s0-TO-s1-taken : s1; FROM-s1-TO-s1-taken : s1;						
		1 : STATE;						
🛉 🚍 Description	· · · · · · · · · · · · · · · · · · ·	esac;						
🗌 가변 과출력 트립 (자동비		Outputs						
	f_v4R_over_pwr_	initif VAR OVER PWR Val Out) := 0:						
• 🗂 Input								
f_var_over_pwr_pv ≡		Save Close Execution						
- 🗋 f_VAR_OVER_PWR_Mai	🕼 View_typeWindow 🛛 🔳 View_console 🛃 Problems							
- C f_VAR_OVER_PWR_MT.	f_Mod_Err : boolean							
	f_VAR_OVER_PWR_Chan_Err : boolean							
	f_VAR_OVER_PWR_MT_Query : boolean							
- T f VAR OVER PWR Ch:	f_VAR_OVER_PWR_Manu_Test : boolean							
f_VAR_OVER_PWR_Op	IT_VAR_OVER_PWR_Op_Byp_Init : boolean							
P □ Output	F VAR_OVER_PVVR_PV : DUDBan							
- f_VAR_OVER_PWR_Val	f_VAR_OVER_PWR_Ptrp_Out : boolean							
	f_VAR_OVER_PWR_Ptrp_SP : boolean	Apply						
	f_VAR_OVER_PWR_Ptrp_Status : boolean							
•	(/							
1								

DEPENDABLE SOFTWARE LABORATORY

Design Synthesis – NuSCRtoFBD







Design Verification – FBDtoVerilog

😂 FBDtoVerilog - Eclipse SDK									
File Edit Navigate Search Project FBDtoVerilog NuDE Diagram Services Samples Run Window Help									
🗈 🗣 🗟 😂 ぢ 🛃 🔁 🗱 🌗 NuDE 🛷 🔹 🖗 🗸 🖓 🗤 🖓 🔹 🖗 🗢 🖓 🔹 🖓 🔹 🖓 🔹 🖓 👘									
🔁 Navigator 🛛 📃 🕻	Verilog 🛛						- 0		
(nodule cond A(clk.f VAR OVER PWR MT Query.o	ut):					*		
, in the second s	// input, output variables								
i ii	input cik;								
i i	Input f_VAR_OVER_PWR_MT_Queny;								
	output out,								
	a output assign statements assign out E D defat/int if VAR OVER PWR MT Query								
ĥ	facility of the dest of the test of test o								
i ii	Input in 1								
	input in2;								
k	begin Transition and the second								
E	EQ_{-} def3 = (in1 == in2); and								
	end undfunction								
6	endundule								
r	module f_VAR_OVER_PWR_Val_Out_Processing(clk, cond_A,f_VAR_OVER_PWR_PV,f_VAR_OVER_PWR_Manu_Test, out);								
<i>n</i>	۶ input, output variables								
	input ik:								
	nput f VAR OVER PWR PV;								
i ii	input cond_A;								
	output out;								
, D	# output assign statements								
8	assign out = SELdef8(f_VAR_OVER_PWR_Manu_Test, f_VAR_OVER_PWR_PV, cond_A);								
	function SL_def8;								
	inputin; Innutin?								
i ii	input in3;								
t t	begin								
8	SELdef8 = (in1 == 1) ? in3 : in2;								
- F	Ind								
0	items								
	Description	Resource	Path	Location	Туре				
r]∟ ∎									
- -									





Design Verification – FBDtoVerilog (Con'td)





Implementation – FBDtoC

FBDtoC - Eclipse SDK										
File Edit Navigate Search Project FBDtoC NuDE Diagram Services Samples Run Window Help										
📬 🖬 🕼 🖕 🔛 🔂	🌗 Nude 🏊 - 🖉 - 🖓 - 🖓 -	⇒ ⇔ • ⇒ •					🗈 »			
🔁 Navigator 🛛 📃 🗖	Open_FBD Function_FBD Component_FBD	🔷 System_FB	DX							
	<pre></pre>									
	Description	Pecource	Bath	Location	Turne					
	Description	Resource	Paul	LOCALION	type					
₽	·									



Considerations for FPGA/CPLD

NPP Software based on PLC

- Implementation: FBD or C Code
 - 기존 PLC 기반 SW에서는 FBD나 C Code를 구현으로 사용



NPP Software based on FPGA/CPLD

- Implementation: Verilog HDL
 - FPGA/CPLD 기반 시스템에 대한 연구들이 진행 중
 - FPGA/CPLD는 Verilog HDL을 구현으로 사용





Considerations for FPGA/CPLD (Cont'd)







NuDE: Development Environment for

Safety-Critical Software of Nuclear Power Plant

Improvements of NuDE





Not Yet Integrated

NuFTA

• FTA for Requirements Specification

VIS Analyzer

Automated VIS Equivalence Checking

FBD Tester

Generate Test Cases for FBDs Automatically







DEPENDABLE SOFTWARE LABORATORY



Not Yet Integrated (Cont'd)





Not Yet Developed





NuDE: Development Environment for

Safety-Critical Software of Nuclear Power Plant

Future NuDE





Consideration for Future NuDE

FBD Programming

- A Guide for Safe FBD Programming
 - How to Design FBD Program Safe?

IDE for NPP Software based on FPGA/CPLD

- Seamless Transition from PLC to FPGA/CPLD
 - Automatic Translation from FBD to Verilog (FBDtoVerilog)
- Dependable Development
 - Dependability Demonstration for FBDtoC and FBDtoVerilog
- Verification for FPGA/CPLD
 - Verification Techniques (Simulation, Testing, etc.)
- A All-New Formal Requirements Specification Method
 - Formal Requirements Specification for Verilog HDL





Future NuDE







NuDE: Development Environment for

Safety-Critical Software of Nuclear Power Plant

Conclusion





Conclusion

Our Goal

- SCADE를 능가할 수 있는 원자력 도메인 SW용 국산 IDE 개발
 - Dependable Development
 - Development life-cycle based on Formal Methods
 - Dependability Demonstration for Our Tools

Expectation

- 진화하는 원자력 SW 개발 환경을 선도
 - FPGA/CPLD기반의 SW 개발을 지원
 - PLC기반의 개발 산출물을 재사용
 - Natural Language Specification -> Formal Specification

